

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Viginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/394,011	09/10/1999	HERMAN LEE BLACKMON	RO999-080	3617
. 75	90 09/10/2003			
KARUNA OJANEN			EXAMINER	
3605 HIGHWA	ATION DEPT 917 Y 52 NORTH		VITAL, PI	ERRE M
ROCHESTER, MN 559017829			ART UNIT	PAPER NUMBER
			2188	12
		•	DATE MAILED: 09/10/2003	1_0

Please find below and/or attached an Office communication concerning this application or proceeding.

:								
,		Application No.	Applicant(s)	4				
		09/394,011	BLACKMON E	T AL.				
Office Action Summary		Examiner	Art Unit					
		Pierre M. Vital	2188					
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply								
A SHO THE N - Exten after S - If the - If NO - Failur - Any re	DRTENED STATUTORY PERIOD FOR REPLINALING DATE OF THIS COMMUNICATION. sions of time may be available under the provisions of 37 CFR 1.1 SIX (6) MONTHS from the mailing date of this communication. period for reply specified above is less than thirty (30) days, a reply period for reply is specified above, the maximum statutory period to reply within the set or extended period for reply will, by statute the ply received by the Office later than three months after the mailing of patent term adjustment. See 37 CFR 1.704(b).	36(a). In no event, howevery within the statutory minimum will apply and will expire SIXe, cause the application to be	r, may a reply be timely filed um of thirty (30) days will be considered (6) MONTHS from the mailing date of the	his communication.				
1)⊠	Responsive to communication(s) filed on 28.	<i>July 2003</i> .						
2a) <u></u> □	This action is FINAL . 2b)⊠ Th	nis action is non-fina	l.					
3)□	Since this application is in condition for allowardlosed in accordance with the practice under	•	•	o the merits is				
·	on of Claims	_						
	Claim(s) 1-21 is/are pending in the application.							
	4a) Of the above claim(s) is/are withdrawn from consideration.							
5) Claim(s) is/are allowed.								
6)⊠ Claim(s) <u>1-21</u> is/are rejected. 7)□ Claim(s) is/are objected to.								
	Claim(s) are subject to restriction and/o	r election requireme	ant					
	on Papers	a cicolion requirem	,					
9)□ T	he specification is objected to by the Examine	r.						
10)⊠ T	he drawing(s) filed on <u>13 January 2003</u> is/are:	a)⊠ accepted or b)[objected to by the Examine	er.				
	Applicant may not request that any objection to the	e drawing(s) be held i	n abeyance. See 37 CFR 1.85	(a).				
11)[] T	he proposed drawing correction filed on	_ is: a)∐ approved	b)☐ disapproved by the Exa	miner.				
If approved, corrected drawings are required in reply to this Office action.								
12)∐ T	he oath or declaration is objected to by the Ex	aminer.						
Priority u	nder 35 U.S.C. §§ 119 and 120							
13) 🗌 🛚	Acknowledgment is made of a claim for foreigr	n priority under 35 L	.S.C. § 119(a)-(d) or (f).					
a)[] All b) ☐ Some * c) ☐ None of:							
,	1. Certified copies of the priority documents have been received.							
:	2. Certified copies of the priority documents have been received in Application No							
	3. Copies of the certified copies of the prior application from the International Buse the attached detailed Office action for a list	reau (PCT Rule 17.	2(a)).	nal Stage				
14) 🗌 Ad	cknowledgment is made of a claim for domesti	c priority under 35 l	J.S.C. § 119(e) (to a provisio	onal application).				
_a)	☐ The translation of the foreign language procknowledgment is made of a claim for domest	ovisional application	has been received.	., ,				
Attachment(, <u>,</u>	: 00					
2) 🔲 Notice	of References Cited (PTO-892) of Draftsperson's Patent Drawing Review (PTO-948) ation Disclosure Statement(s) (PTO-1449) Paper No(s)	5) 🔲 No	terview Summary (PTO-413) Paper otice of Informal Patent Application her:					

Application/Control Number: 09/394,011 Page 2

Art Unit: 2188

DETAILED ACTION

Continued Examination Under 37 CFR 1.114

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on July 28, 2003 has been entered.

Drawings

2. Formal drawings were received on July 28, 2003. These drawings are acceptable and approved by the examiner.

Response to Amendment

- 3. This Office Action is in response to applicant's communication filed July 28, 2003 in response to PTO Office Action mailed July 17, 2003. The Applicant's remarks and amendments to the claims and/or the specification were considered with the results that follow.
- 4. Claims 1-21 have been presented for examination in this application. In response to the last Office Action, claim 1 has been amended. No claims have been canceled or added. As a result, claims 1-21 are now pending in this application.

Art Unit: 2188

Claim Rejections - 35 USC § 103

- 5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 6. Claims 19 and 20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Stracovsky et al (US6,385,708) and Harris (US6,601,151).

As per claim 19, Stracovsky discloses a computer processing system comprising (a) a plurality of bus units [elements 106; Fig. 1A]; said bus units comprising at least one computer processor [requesting device 102; col. 6, line 2]; at least one I/O device [element 108; Fig. 1A]; at least one memory cache system connected to said at least one computer processor [large number of resource tags would require large cache memory; col. 10, lines 28-30]; said memory commands categorized into types [Read and Write commands; col. 12, lines 56-65]; (b) at least one memory subsystem connected on a first bus to said plurality of bus units, said memory subsystem responsive to said memory commands [memory 108 receives requests from processor 102; col. 6, lines 1-19]; and further comprising (i) a memory controller connected to a command interface functionally connected to said first bus [controller 104 coupled to system interface 110 coupled to system bus 106; col. 6, lines 1-5. Fig. 1A, elements 104, 110, 106]; (ii) a plurality of memory chips configured into memory banks; said memory chips architected into memory cards attached to at least one memory bus [resource 108 is a multi-bank type memory device such as a multi-chip module; resource 108 is coupled to system bus 106; Fig. 1A, col. 7, lines 35-381; (iii) a plurality of

Art Unit: 2188

command FIFO queues, each of said command FIFO queues associated with one of said command types into which said memory commands are categorized [read buffer 1022 receives read commands and write buffer 1020 receives write commands; Fig. 10, col. 18, lines 11-16]; (v) an arbitration logic circuit to output said memory commands of said determined command type having said least memory cycle performance penalty to said plurality of memory chips [address shifter 1614 determines the priority of commands and highest priority command is issued; Fig. 16, col. 20, lines 31-50].

However, although Stracovsky discloses a comparison logic circuit which determines which memory command types have the least memory cycle performance penalty [queue element for which command issue time is zero; col. 20, lines 12-30], the reference does not specifically teach a plurality of comparison logic circuits, each of said plurality of comparison logic circuits associated with each of said plurality of command FIFO queues as recited in the claim.

Harris discloses a plurality of comparison logic circuits, each of said plurality of comparison logic circuits associated with each of said plurality of command FIFO queues [comparison logics 45 and 145 associated with read and write queues 30 and 130; Fig. 9; col. 10, line 50 – col. 11, line 17].

It would have been obvious to one of ordinary skill in the art, having the teachings of Stracovsky and Harris before him at the time the invention was made, to modify the system of Stracovsky to include a plurality of comparison logic circuits, each of said plurality of comparison logic circuits associated with each of said plurality of command FIFO queues because it would have improved system efficiency by providing

Art Unit: 2188

separate queues and associated logic blocks for reads and writes so that the logic blocks can be tailored specifically to the memory access request type [col. 11, lines 8-11] as taught by Harris.

As per claim 20, Stracovsky discloses said comparison logic circuit further determines the oldest of said memory commands in each of said plurality of command FIFO queues [queue element with highest priority (e.g., the oldest one) is issued; col. 19, lines 65-67].

7. Claims 1-18 and 21 are rejected under 35 U.S.C. 103(a) as being unpatentable over Stracovsky et al (US6,385,708) and Harriman et al (US6,088,772).

As per claim 1, Stracovsky discloses a method for processing commands in a computer memory subsystem comprising (a) receiving a plurality of commands on a bus network connected to said memory subsystem [processor 102 generates memory address requests; col. 6, lines 1-19]; (b) categorizing said received commands into command types [interface 110 converts received command and address a universal command 200 which contains 5 data fields: pre-charge, activate, read, write, refresh; col. 6, lines 30-43; col. 8, lines 22-24]; (d) determining memory cycle performance penalties of said categorized commands in each of said queues [earliest issue time and data occurrence time associated with the commands are determined; col. 3, lines 2-11]; (e) reordering said categorized commands in each of said queues having the least

Art Unit: 2188

memory cycle performance penalty is selected for execution [queue element for which command issue time is zero; col. 20, lines 12-30]; (f) determining if each of said selected command is valid [data occurrence time and durations of the command ready to be issued are compared with data occurrence time and durations previously issued commands to detect collisions; col. 20, lines 11-28]; (g) arbitrating said valid commands [when a command is issued, addresses for lower priority commands are shifted into higher priority positions; col. 20, lines 34-44].

However, Stracovsky does not specifically teach (c) placing each received command into a queue pertaining to its respective command type; and (h) executing sequential valid commands of the same command type as recited in the claim.

Harriman discloses (c) placing each received command into a queue pertaining to its respective command type [command queue block has three separate command queues, a normal priority read queue 316, a normal priority write queue 318, and a high priority read or write queue 318; col. 4, lines 31-67]; (h) executing sequential valid commands of the same command type [high priority data is returned in order; col. 3, lines 21-25, col. 5, lines 65-66].

It would have been obvious to one of ordinary skill in the art, having the teachings of Stracovsky and Harriman before him at the time the invention was made, to modify the system of Stracovsky to include (c) placing each received command into a queue pertaining to its respective command type and (h) executing sequential valid commands of the same command type because it would have increased memory access efficiency by (1) improving overall locality of reference and/or command type and (2) balancing latency and bandwidth concerns [col. 2, lines 27-31] as taught by Harriman.

Art Unit: 2188

As per claim 2, Stracovsky discloses said command types are forms of store and fetch commands [col. 12, line 58].

As per claim 3, Stracovsky discloses said command types are associated with a particular source or destination of said received memory commands [col. 7, lines 61-col. 8, line 26].

As per claim 4, Stracovsky discloses said particular source or destination is a particular computer processor connected on said bus [col. 6, lines 7-10].

As per claim 5, the concept of a particular source or destination being an I/O hub controller functionally connected on a bus is well known in the state of the art.

As per claim 6, the concept of a particular source or destination being a switching fabric connected to a bus is well known in the state of the art.

As per claim 7, the concept of a particular source or destination being a compression/decompression engine functionally connected to a bus is well known in the state of the art.

As per claim 8, Stracovsky discloses said command types, which originate from or are required for a particular application have priority [col. 8, lines 30-33].

As per claim 9, Stracovsky discloses said step of receiving a plurality of commands further comprises determining if any of said received commands have an address dependency and passing said address dependency determination with said memory command [col. 6, lines 13-20].

Art Unit: 2188

As per claim 10, Stracovsky discloses said step of determining memory cycle performance penalties of said categorized commands further comprises comparing a number of oldest received categorized commands with each other [col. 20. lines 45-50].

As per claim 11, Stracovsky discloses said step of determining memory cycle performance penalties of said categorized commands further comprises comparing a number of oldest received categorized commands with a previously chosen command [col. 18, lines 1-7].

As per claim 12, Stracovsky discloses said step of determining memory cycle performance penalties of said categorized commands further comprises comparing a number of oldest received categorized commands with a previously chosen command [col. 20, lines 13-28].

As per claim 13, Stracovsky discloses said step of reordering said categorized commands further comprises selecting the oldest of said categorized commands that have the least memory cycle performance penalty for execution [col. 20, lines 45-50].

As per claim 14, Harriman discloses said step of arbitrating said reordered valid commands further comprises granting priority to said type of command having said least memory cycle performance penalty [col. 4, lines 2-5].

As per claim 15, Harriman discloses said step of arbitrating said reordered valid commands further comprises granting priority to a command type other than said command type of said reordered valid commands [col. 7, lines 20-24].

As per claim 16, Harriman discloses said step of executing sequential valid commands of the same command type further continues until a valid memory command

Art Unit: 2188

of said command type is no longer available, or until a predetermined number has been executed, or until a memory command of another of said command types has higher priority [col. 3, lines 44-64].

Claim 17 is rejected as per claims 1, 2, 9-13 and 16 above.

Claim 18 is rejected as per claims 1 and 16 above.

Claim 21 is rejected as per claims 1, 11, 12, 13 and 16 above.

Response to Arguments

8. Applicant's arguments with respect to claims 1-21 have been considered but are moot in view of the new ground(s) of rejection.

Conclusion

- 9. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Applicant is required under 37 C.F.R. § 1.111 (c) to consider these references fully when responding to this action. The documents cited therein teach reordering commands, queuing commands by type and command arbitration.
- 10. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Pierre M. Vital whose telephone number is (703) 306-

Art Unit: 2188

5839. The examiner can normally be reached on Mon-Fri, 8:30 am - 6:00 pm, alternate

Friday off.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

Page 10

supervisor, Mano Padmanabhan can be reached on (703) 306-2903. The fax phone

number for the organization where this application or proceeding is assigned is (703)

872-9306.

Any inquiry of a general nature or relating to the status of this application or

proceeding should be directed to the receptionist whose telephone number is (703) 305-

9000.

June M. Stel

Pierre M. Vital

September 5, 2003